Engineering and Scientific International Journal (ESIJ)
Volume 9, Issue 3, July – September 2022
ISSN 2394-7187(Online)
ISSN 2394 - 7179 (Print)

Implementation of SRAM for Embedded System Design

Maheshwaran S[1], A.Amudha[2]
[1]*Assistant Professor, Electronics and Communication Engineering, P. R. Engineering College, Vallam, Thanjavur .India.*
[2]*Assosiate Professor, Electronics and Communication Engineering, P. R. Engineering College, Vallam, Thanjavur, India.*
Corresponding Author: Maheshwar.ekkal@gmail.com

Abstract — Embedded reminiscence performs a large position in digital structures functions due to the increase of the information dimension required by means of many of these applications, such as video games and conversation protocols. In addition, the ever-increasing hole between processor speed, most important memory, and bus pace (memory wall) creates a want for more on-chip reminiscence to hold the processor busy and amplify throughput. In addition to the expand of processor frequency, the integration of many cores or functional units on the identical chip, which is referred to as gadget on chip (SOC), requires larger memory size. Embedded reminiscence compromises greater than 50 p.c of the chip area and larger than eighty percent of transistor counts. Increased system variant due to science scaling and the want for excessive density reminiscence consequences in a huge assignment to meet the stringent necessities on performance, power, and yield. The SRAM is a one of the main roll of the embedded system memory.

Keywords — *SOC; SRAM; DRAM; ATPG.*

1. Introduction

Embedded recollections are turning into a more and more vital section of processor and system-on-chip (SOC) due to the fact of their fantastic have an effect on on performance. However, embedded recollections can negatively have an effect on area, power, timing, yield, and design time. The ever-increasing hole between processor frequencies and DRAM access times, popularly referred to as reminiscence wall, has implicated that processors use more and extra on-die memory, as a result the identify Embedded memory [1, 2]. As a result, in many chips the memory arrays make-up more than 80 % of the device and occupy about half of the chip's area [3].

2. SRAM-Based Memory Operation

The SRAM 6t cell normally is the maximum regularly used cellular in designs requiring on-chip reminiscence because of its fast access time and relatively small place. It's most important feature is to keep records for this system to get entry to; it retains the stored facts so long as electricity is applied (volatile). The SRAM 6T cell phone commonly is the most regularly used phone in designs requiring on-chip reminiscence due to its speedy get admission to time and particularly small area. Its fundamental characteristic is to shop information for the application to access; it retains the saved information as lengthy as power is utilized (volatile) [3].

3. Power and Yield for SRAM Memory

Every method generation node has accepted SRAM cells that are cautiously designed and, in lots of cases, use much less than the minimum layout rules (SRAM design policies as opposed to logic design rules) to optimize area. The devices of the SRAM cell are the first to be manufactured and qualify the process technology node [5].



Fig.1: SRAM Design

3 .1 Leakage Reductions

The use of batteries in hardware centered for handheld and telephone Smartphone applications necessitates that the product meets stringent strength requirements has increased drastically with technological know-how scaling [6,7]. Leakage minimization in standby mode is vital for chips in general, however is indispensable for handhelds and mobile phones due to the fact such merchandise have lengthy idle instances and confined strength to spare. The leakage energy frequently determines the standby time a product can ultimate earlier than its battery is drained.

3 .2 SRAM-Based Memory Leakage

One mechanism for strength discount is to dynamically gate the electricity substances to the word line common sense alongside the reminiscence addressable unit or bank. Several authors have proposed such a answer [8, 9]. However, they solely tackle leakage strength in standby modes, such as sleep (during which SRAM nation is restored on wakeup) or stop (during which SRAM contents are invalidated). These modes are managed by software and

DOI: **10.30726/esij/v9.i3.2022.93002**

ISSN 2394-7187(Online)
ISSN 2394 - 7179 (Print)

have area, speed, and software program complexity overhead switch to limit leakage.



Fig.2: SRAM Based Memory Leakages

3.3 Memory Verification

Verification of built-in circuits is a complicated assignment that tries to guarantee that the design performs efficiently underneath all mixtures and cases. Since the combinations of inner states and enter for any diagram pressure fashion designer to undergo an all- consuming, exhaustive simulation, due to the tediously massive quantity of combinations, optimized algorithm is implied to embody as a lot insurance as possible. For example, if a block has n-input and m-state then the range of combos to go thru all cases is: Combinations = 2 n + m

The manufacturing caught at check and transition checks are an imperative phase of today's complex device on chip (SOC) for high-test coverage in production. [2]

4. Embedded Memory Design Validation and Design For Test

4.1 Built in Self-Test

Built in self-test (BIST) is an active and speedy manner to test normal systems and has been the golden well known for memory. It uses a dedicated hardware engine that implements algorithm to check and strain reminiscence. Its highlights include running at speed and requiring small testing time.



Fig.3: SRAM Based Memory Leakages

It can do many combinations of records and deal with to assure memory core is careworn and no noise-associated troubles exist. Its basic principle is to do a write operation to specific c address followed by a read operation, and it compares the read data to the original written data every time. A pass or fail signature is generated in spite of everything BIST vectors are ran. Some other mode the BIST is powerful in is debug mode wherein it identifies the exact failing deal with surprisingly clean. This failing address is processed by other tools to locate the exact location of the failing cells [7].

4.2 Scan-Based Testing

There are two predominant kinds of scan circuitry: internal test and boundary test. Inner experiment (also called test layout) is the internal modification of a layout's circuitry to growth its testability [1]. Boundary scan adds experiment circuitry across the periphery of the layout to make the inner circuitry on a chip reachable through a fashionable board interface. The introduced circuitry enhances board testability of the chip, the chip i/o pads, and the interconnections of the chip to other board circuitry. considering that boundary test is most effective implemented to face-alone chips our most important focus is on embedded reminiscence, we will describe inner scan. Experiment-based totally testing method blended with computerized take a look at sample (ATPG) cad equipment is a powerful and properly understood manner to test any turn-flop-based totally virtual design. Its power lies in the reality that it interprets a complicated general design with sequential elements to act as combinational common logic gates. .

DOI: **10.30726/esij/v9.i3.2022.93002**

ISSN 2394-7187(Online)
ISSN 2394 - 7179 (Print)

4.3 Function Testing

Purposeful trying out is finished by way of porting some of the excessive insurance checks utilized in verification section of the design into check vectors. Those are great assessments that aim at simple functionality of the chip. The task for practical trying out lies in debug-failing tests as the failing point can be located numerous cycles after the real failure takes place. Even though the actual failure may not be identified, functional failure can give input to ATPG (scan)-based test to do further testing.

4.4 Testing and Memory Modeling

```
// single port read or write memory
// with both input and output data bus
// rden -> read enable (input)
// wren -> write enable (input)
// addr -> address (input)
// d -> data inputs (input)
// q -> RAM output (output)
module mem (rden,wren,addr,d,q,clk);
input rden,wren,d,clk;
input [7:0] addr;
input [7:0] d;
ouput [7:0] q;
reg [7:0] q;
reg [7:0] mem_bank [0:255];
reg [7:0] d_local;// flop input data
reg [7:0] addr_l // latch address
reg rden_l, wren_l;
// capture input data into flop
always @(posedge clk)begin
d_local => d;
end
// capture address into low
// sensitive latch
if (~ clk)addr_l => addr;
// read operation
always @(posedge clk (rden_l | wren_l)) begin
if (rden_l) #15 q => mem_bank[addr_l];
// write operation
if (wren_l) #15 mem_bank[addr_l] => d;
end
‘ifdef (ATPG)
always @(posedge clk & wren_l) begin
if (wren_l) #15; begin
mem_bank[addr_l] => d;
q => mem_bank[addr_l];
end
end module
```

4.5 Comparison of Memory

Table 1: Comparison of Memory

S.No	Parameter	SRAM	DRAM	Flash
1	Storage mechanism	Inter-locked state of logic gates	Charge on a capacitor	Charge trapped in the fl oating gate
2	Cell element	6 Transistors	1 transistor and 1 capacitor	1 transistor with fl oating gate
3	Feature size (F)	45 nm	65 nm (embedded) 36 nm (standalone)	90 nm NOR (embedded) 22 nm NAND (standalone)
4	Smallest cell area (F 2)	140	12–30 6	10 4
5	Read time	0.2 ns	<10 ns (embedded) 2 ns(standalone) <10 ns	15 ns (embedded) ms (standalone) 1 µs (embedded) 1 ms (standalone)
6	Read operating voltage (V)	1	1.7	1.8
7	Write operating voltage (V)	1.	2.5	10(embedded) 15(embedded)

Table 2: Memory Implementation

Typs	Mechanism	Density (F 2)	Latenchy Read	Latenchy Write
SRAM	Oscillation	120	3 ns	3 ns
DRAM	Charge on capacitor	6	25 ns	25 ms
Flash	Charge in fl oating gate	4	25 ms	200 ms



Fig. 4. Memory Implementation Characteristics

DOI: **10.30726/esij/v9.i3.2022.93002**

ISSN 2394-7187(Online)
ISSN 2394 - 7179 (Print)

5. Conclusion

Embedded memory does no longer solely play an effective function in device performance, however it additionally has an impact on yield, timing, and power. Memory agency and early choice made by device stage and structure crew have huge influence on the position and the impact the reminiscence has on the usual system. Trade-offs from reminiscence array organization, reminiscence hierarchy, Design for Test, and typical reminiscence subsystem have to be regarded early on. The SRAM are main roll for the embedded system memory.

Reference

[1] Wilkes, M. The memory gap and the future of high performance memories, ACM Computer Architecture News, vol. 29, March 2001, pp. 2–7. 2.
[2] Weste, N. and Harris, D. CMOS VLSI Design: A Circuits and Systems Perspective, AddisonWesley, 2005.
[3] G. Gerosa, S. Curtis, M. D'Addeo, B. J. B. Jiang, B. Kuttanna, F. Merchant, B. Patel, M. Taufi que, and H. Samarchi, A Sub-1W to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-k; Metal Gate CMOS . 2008.
[4] Rabaey, J.Chandrakasan A.Nikolic B.; Digital Integrated Circuits (2nd Edition), Jan 2003.
[5] Kuhn, K. Reducing variation in advanced logic technologies: Approaches to process and design for manufacturability of nano scale CMOS, Proc. IEDM, December 2007, pp. 471–474.
[6] Frank, A. Power-constrained CMOS scaling limits, IBM Journal of Research and Development, volume 46, December 2001, pp. 235–244.
[7] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits, vol. 91, no. 2. IEEE, 2003, pp. 305–327.
[8] Wang; Bo Zheng; Bohr, M. A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology With Integrated Column-Based Dynamic Power Supply, IEEE J. Solid-State Circuits, volume 41,April 2006, pp. 146–152.
[9] K Zhang, U Bhattacharya, Z Chen, F Hamzaoglu, D Murray, N Vallepalli, A 1.1GHz 12µA/Mb-Leakage RAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications, in IEEE ISSCC, February 2007, pp. 324–327

DOI: **10.30726/esij/v9.i3.2022.93002**